Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP

<div>Distribution of gates in the evolved 5-bit circuits for power functions (<i>x</i><sup>2</sup>, <i>x</i><sup>3</sup>, and <i>x</i><sup>4</sup>), with (a) showing circuits obtained using BwF, and (b) showing circuits using SL for different mutation rates. Similar distributions are observed for 2-bit to 4-bit circuits.</div>

IET Computers & Digital Techniques

fig5

Figure 5

Figure 5: Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP 