Research Article
Automatic Pipelining and Vectorization of Scientific Code for FPGAs
Figure 7
Speedup achieved over nonvectorized OpenCL baseline for various vector widths, for the first example. The TyTra solutions are OpenCL-HDL hybrids, and the complete host API, shell, and kernel code for all variants is generated automatically from TIR description.