Model Test Research on the Influence of Gate Blocking in Siltation Environment

Figure 1

The schematic diagram of the test model.

(a)

(b)