Transformation of Holes Emission Paths under Negative Bias Temperature Stress in Deeply Scaled pMOSFETs

Figure 2

Configuration of the circuit diagram in carrier separation measurements. The gate electrode is biased for the stress condition, and drain and source electrodes are connected together.