Designing of 2-Stage CPU Scheduler Using Vague Logic

Table 1

Example Task Set 1.

	Task
	T1	T2	T3	T4	T5
Priority	6	5	1	4	2
Burst time	3	24	6	9	8