Designing of 2-Stage CPU Scheduler Using Vague Logic

Table 4

Example Task Set 2.

	Task
	T1	T2	T3	T4
Priority	7	1	15	4
Burst time	10	5	4	8