Designing of 2-Stage CPU Scheduler Using Vague Logic

Table 5

Updated Task Set 2.

	Task
	T1	T2	T3	T4
Dynamic priority	0.55	0.94	0.82	0.74
Burst time	10	5	4	8