Advances in Materials Science and Engineering

Research Article

Optimization of CNFET Parameters for High Performance Digital Circuits

Figure 13

The effect of pitch on delay for pure-CNFET inverter.