Research Article

Optimization of CNFET Parameters for High Performance Digital Circuits

Figure 16

The gate parasitic capacitance with oxide thickness.