Optimization of CNFET Parameters for High Performance Digital Circuits

<div>The delay for oxide thickness at <svg height="11.9316pt" id="M64" style="vertical-align:-3.2957pt" version="1.1" viewbox="-0.0498162 -8.6359 18.8503 11.9316" width="18.8503pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M743 650H503L496 622L527 618C563 613 564 603 532 573C449 495 371 431 323 392C301 374 272 355 246 346L280 522C297 609 300 614 379 622L385 650H135L129 622C209 614 215 609 198 522L124 133C106 39 99 35 23 28L17 0H271L277 28C193 35 192 39 208 133L239 316C264 328 280 325 303 288C368 183 435 90 502 0H652L659 28C602 34 584 43 543 94C495 154 403 283 347 369L574 554C634 603 659 612 735 624L743 650Z" id="g113-76"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="755" vert-adv-y="755"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,9.23,3.132)"><path d="M262 451C169 451 38 375 38 210C38 98 121 -12 261 -12C360 -12 481 64 481 227C481 351 386 451 262 451ZM249 414C337 414 385 320 385 204C385 70 333 25 272 25C189 25 134 117 134 241C134 355 189 414 249 414Z" id="g58-109"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="519" vert-adv-y="519"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,13.798,3.132)"><path d="M482 0V30C420 38 407 48 370 103L273 248C308 299 331 332 352 357C387 397 401 404 463 409V439H277V409C318 405 324 400 307 369C290 337 270 307 251 279L194 367C175 396 180 402 220 409V439H18V409C74 401 87 395 117 349L204 213C173 168 147 130 119 95C78 46 67 38 5 30V0H195V30C144 38 143 47 162 79C181 112 202 149 225 181L297 70C314 43 307 35 264 30V0H482Z" id="g58-118"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="481" vert-adv-y="481"></glyph.data></g></svg> = 25.</div>

Advances in Materials Science and Engineering

fig19

Figure 19

Figure 19: Optimization of CNFET Parameters for High Performance Digital Circuits 