Research Article

Optimization of CNFET Parameters for High Performance Digital Circuits

Figure 6

Effect of diameter variations on average delay for pure technology design.