Research Article

Optimization of CNFET Parameters for High Performance Digital Circuits

Figure 7

Effect of diameter variations on PDP for pure technology design.