Bus Implementation Using New Low Power PFSCL Tristate Buffers

Figure 3

Timing waveform for bus implementation; (a) input signals: Enable, A, and B; (b) output of sleep transistor based bus; (c) output of switch transistor based bus.

(a)

(b)

(c)