Designing Deep Learning Hardware Accelerator and Efficiency Evaluation

Figure 1

(a) FPGA chips’ architecture [3]; (b) the processing flow running on FPGA architecture.

(a)

(b)