Research Article

Designing Deep Learning Hardware Accelerator and Efficiency Evaluation

Figure 5

Inter-layer parallelism.