Research Article

Designing Deep Learning Hardware Accelerator and Efficiency Evaluation

Figure 6

Inter-output parallelism.