Journals
Publish with us
Publishing partnerships
About us
Blog
Complexity
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Complexity
/
2018
/
Article
/
Tab 2
/
Research Article
Analysis of the Time Series Generated by a New High-Dimensional Discrete Chaotic System
Table 2
Resource consumption of the hardware implementation by FPGA.
Logic elements
Memory bits
Multiplier 9-bit elements
Max frequency
Throughput
52
0
6
72.97 MHz
72.97 M/s