Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits

Figure 3

Initial part of the simulation report for the optimized benchmark.