Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits

Figure 5

Simulation report before Perimeter Degree Congestion Technique.