Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits

Figure 6

The postsimulation results, which show a significant reduction in the design and related simulation report congestion.