Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits

Figure 7

Simulation report after Perimeter Degree Congestion Technique.