A 7-nm-Based 5R4W High-Timing Reliability Regfile Circuit

Figure 10

Schematic of the preenablement decoding circuit: (a) architecture of the decoding circuit and (b) schematic diagram of the decoding function.

(a)

(b)