A 7-nm-Based 5R4W High-Timing Reliability Regfile Circuit

Figure 2

Timing error generation: (a) clock jitter, (b) clock skew, and (c) causes of clock skew.

(a)

(b)

(c)