A Process Optimization Method of the Mini-LOCOS Field Plate Profile for Improving Electrical Characteristics of LDMOS Device

Figure 2

Inherent defect on the bottom surface of mini-LOCOS field.