A Process Optimization Method of the Mini-LOCOS Field Plate Profile for Improving Electrical Characteristics of LDMOS Device

Figure 5

153 nm high-power BCD platform process flow Can.-FAB.