Research Article

Design of Binary and Ternary Logic Inverters Based on Silicon Feedback FETs Using TCAD Simulator

Figure 2

Conduction and valence band diagram of n-FBFET under (a) and . In (b), the energy barrier is collapsed by positive gate voltage at .
(a)
(b)