An Efficient RTL Design for a Wearable Brain–Computer Interface

Figure 13

CSP block schematic.