Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP

Figure 2

Error metrics comparisons for BwF versus SL methods, when employed with all possible CGP configurations, for generating 5-bit power functions: x², x³, x⁴.