Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP

Figure 8

Circuit optimizations: (a) redundancy removal and (b) logic sharing, applied to the proposed hierarchical synthesis.

(a)

(b)