FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary

Figure 2

Detailed architecture diagram of top-level design.