FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary

Figure 4

(a) Hardware structure of LS. (b) Inner structure of basic IP.

(a)

(b)