Design of a VLSI Decoder for Partially Structured LDPC Codes

Figure 6

FER and BER simulation results for the 1/2, 1/3, and 2/3 code rates.