Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology

Figure 8

A layer from a 3D FPGA architecture with 𝑟=3.