Burst-Mode Asynchronous Controllers on FPGA

Figure 14

Logic circuit of the mp-for-pkt: map view—Altera (behavior 1→2).