High-Speed FPGA 10's Complement Adders-Subtractors

Figure 17

FPGA implementation of the carry-chain stage AS-II for BCD adder-subtractor.