High-Speed FPGA 10's Complement Adders-Subtractors

Figure 8

FPGA implementation of adders: (a) 4-bit adder stage and (b) output adder stage.

(a)

(b)