High-Speed FPGA 10's Complement Adders-Subtractors

Figure 9

FPGA implementation of the carry-chain circuit (GP_a architecture).