AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC

Figure 3

A diagram showing an AADL package declaring generic classifiers for FPGA components, and for all other component types that can be synthesized within the FPGA reconfigurable space.