AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC

Figure 8

The AADL logical view for a simple software application containing four threads and using dynamic reconfiguration.