Research Article

PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability

Figure 10

System configuration for Hw/Sw codesign implementation.
648483.fig.0010