An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads

Figure 2

NoC architecture and organization.

(a) Architecture of the NoC

(b) Graphstep PE

(c) Dataflow PE

(d) Mesh Switch (DOR, Implicit PE connections)