Research Article

A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection

Figure 7

Master node architecture.
342625.fig.007