Modeling and Implementation of a Power Estimation Methodology for SystemC

Figure 8

The high-radix adder with gate mapped to LUTs.