An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

Figure 12

Single precision multiply accumulate unit.