Frequency Optimization Objective during System Prototyping on Multi-FPGA Platform

Figure 2

Combinatorial hop example.

(a) Partitioning solution with cut signals = 2, combi-hop = 2

(b) Partitioning solution with cut signals = 1, combi-hop = 1