Research Article

Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Figure 5

Hardware resources for the complete filter.
546264.fig.005