Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Table 1

Time slot allocation for the first 4 stages.