Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 2

DSP48 architecture in Xilinx Virtex-4 [1].