Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 3

DSP48E1 architecture in Xilinx Virtex-5 [19].