Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 9

(a) Critical path in Vivado implementation. (b) Critical path in proposed implementation.

(a)

(b)